# Examination (SS 2020)

# **Communication Systems and Protocols**



Institut für Technik der Informationsverarbeitung Prof. Dr.-Ing. Dr. h. c. Jürgen Becker Dr.-Ing. Jens Becker

Exam: Communication Systems and Protocols

Date: July 28, 2020

Participant:
Matr. No:
ID:
Lecure hall:

Seat No:

The following rules apply:

- The writing time of the examination is 120 minutes.
- No examination aids are permitted, except for
  - one double-sided DIN-A4 sheet of hand-written notes,
  - a non-programmable calculator and
  - a dictionary.
- Answers have to be provided in English.
- Use **permanent ink** only. The usage of pencils or red color is prohibited.
- You are not permitted to use your own writing paper.
- Please do not write on the back sides of the sheets.
- Additional solution sheets are available from the examination supervisors.
  - Make sure that you label all such sheets with your matriculation number.
  - Each additional solution sheet needs to be assigned to exactly one task.

The examination comprises 28 sheets.

	Page	≈ Pts. in %	Points	
Task 1: Physical Basics	2	16		35
Task 2: Modulation and Multiplexing	7	11		<b>24</b>
Task 3: Media Ac <mark>c</mark> ess	11	13		28
Task 4: Error Protection	15	14		<b>30</b>
Task 5: Protocols	19	15		32
Task 6: Routing	24	14		<b>30</b>
Task 7: Network Topologies	27	13		<b>29</b>
			<u>∑</u> 2	.08

Matr. No:

# Task 1: Physical Basics

35

## Task 1.1: Sampling and A/D conversion

A) In the figure below, give the four classes of signals which exist in communication channels. Indicate them below the coordinate systems. Then transform the signal shown in gray into these signal classes using the grid provided where applicable.



1pt per named signal class. 1pt per correct graph if it matches the signal class (0pt for the analog graph). Consider multiple correct solutions concerning quantization thresholds and (consistent!) schemes.




Figure 1.1: Transformation of signals between signal classes

Matr. No:

#### Task 1.2: Drivers

A) Insert the logic level (HIGH/1, LOW/0) of the output and the state of the transistors (conducts/on, blocks/off) into the table according to the input configuration  $x_1$  and  $x_2$  at the standard TTL output driver.






Figure 1.2: TTL output driver

$x_1$	$x_2$	$T_1$	$T_2$	$T_3$	$T_4$	y
1	1	blocks	conducts	blocks	conducts	L
1	0	conducts	blocks	conducts	blocks	Н
0	1	conducts	blocks	conducts	blocks	Н
0	0	conducts	blocks	conducts	blocks	Н

-1pt per wrong line, consider consequential errors

B) List two advantages of using TTL drivers over open-collector drivers.

2

High currents are possible / low output resistance when driving high -> fast 1pt per advantage switching;

No/little energy is consumed while static (esp. while driving low)

Matr. №: ID:




Figure 1.3: TTL output driver

C) How would it be possible to overcome the disadvantage of possible short circuits of a TTL driver? Which part of the TTL driver needs to be modified? Modify Figure 1.3 to get the solution **and** describe the purpose of the adjustments made.



T1 needs an enable input. Additionally a diode in reverse direction is needed 2pt for correct drawing (T1 between enable and collector of T2. Setting enable to LOW will lead to T<sub>3</sub> and T<sub>4</sub> blocking, therefore leading to high impedance output.

and diode connected), 1pt for naming the enable input, 1pt for the effect on the driver stage.

#### **Task 1.3:** Signaling

Explain the concepts of single-ended signalling and differential signalling. Which differences are there concerning signal paths/lines and concerning the voltages on these lines?



• In single-ended singalling the sender generates a single signal voltage on a line which the receiver compares against a fixed reference voltage. Sender and receiver share the same ground.

1pt per item: single signal, shared reference potential (e.g. GND), two paths, inverse voltage

In differential signalling, two signal paths are used to transmit the signal voltage and an inverse signal voltage.

#### Task 1.4: Reflections on wires




Figure 1.4: Test setup

Figure 1.4 shows the equivalent circuit diagram of an ideal (lossless) transmission line: A transmitter having output impedance  $R_{Tx}$  is connected to a receiver with the input impedance  $R_{Rx}$  using a long cable.

 $R_{Tx} = 90 \Omega$  and  $R_{Rx} = 20 \Omega$ . The signal line is characterized by  $Z_0 = 60 \Omega$ .

A) Calculate the value of the reflection factors  $r_i$  and  $r_L$  and give the formula how to calculate them.



$$r = (R_T - Z_0)/(R_T + Z_0)$$
  

$$r_i = (R_{Tx} - Z_0)/(R_{Tx} + Z_0) = \frac{3}{15} = 0.2$$
  

$$r_L = (R_{Rx} - Z_0)/(R_{Rx} + Z_0) = -0.5$$

2pt per correct  $r_i$  and  $r_L$  value if formula is given (either in generic or at least one specific form).

B) Figure 1.5 (next page) shows multiple signal diagrams (A, B, C, D) as seen when the voltage source switches from 0 V to  $U_S$ . For this scenario assume  $r_i = -0.5$  and  $r_L = 0.2$ . Which diagram matches the situation described above in this task?

2

2pt if correct.

C) For correct termination of the line at the receiving end, an additional resistor  $R_S$  shall be added in series to  $R_{Rx}$ . Calculate the value of  $R_S$  and give the generic formula.



$$Z_0 = R_S + R_{Rx}$$
  

$$R_S = Z - 0 - R_{Rx} = 40 \Omega$$

1pt for generic formula (may already be solved for *R<sub>S</sub>*)
1pt for value




Figure 1.5: Voltages on signal line

D) In this task, the voltages on the line have completely settled (steady state). An ideal voltage source is assumed as transmitter, i.e.  $R_{Tx} = 0 \Omega$ .

6

For the transmission line, a coaxial cable of L = 90 m length is used which has an attenuation of 3 dB (non-ideal case). The transmitter and receiver are LVCMOS components, where the transmitter's output signal has an high-voltage of  $U_{Tx} = 2.5$  V and the receiver requires a minimum voltage of  $U_{Rx,min} = 2$  V for interpreting it as a high level.

An amplifier should be added at the receiver side in order to allow the receiver to properly receive the signal.

What is the high-voltage seen before the amplifier? Which minimum gain  $G_{min}$  (in dB) is needed to allow the receiver to properly receive the signal?

Gain/Attenuation in general:

$$G = 10 \log(P_{out}/P_{in}) = 20 \log(U_{out}/U_{in})$$
 [dB]

Voltage before the amplifier:

$$U_{out} = 10^{A/20} \cdot U_{Tx}$$
  
 $U_{out} = 10^{-3 \text{ dB}/20} \cdot 2.5 \text{ V} = 1.770 \text{ V}$ 

2pt for formula to calculate the voltage at the amplifier input. 1pt for the value. 2pt for formula to calculate the amplifier gain. 1pt for the value.

Minimum amplifier gain:

$$G_{min} = 20 \log(U_{Rx,min}/U_{out}) = 1.062 \, dB$$

Alternative solution calculating in dB: The maximum tolerable attenuation is defined by the relation of  $U_{Tx}$  and  $U_{Rx,min}$ :

$$A_{max} = 20 \log U_{Rx,min}/U_{Tx} = -1.938dB$$

The line attenuation plus the amplifier gain must be greater or equal the maximum tolerable attenuation:

$$A + G_{min} \ge A_{max}$$

$$G_{min} \ge A_{max} - A = -1.938dB + 3dB = 1.062dB$$

# Task 2: Modulation and Multiplexing

**24** 

#### Task 2.1: Modulation

A) Explain the difference between relative and absolute Phase Shift Keying (PSK).



Absolute: Phase shift relative to reference phase Relative: Phase shift relative to previous symbol's phase 1pt for each correct answer: reference phase / previous symbol phase

B) Apart from the already mentioned PSK, name the two other digital modulation schemes introduced in the lecture that only modulate one quantity. Give a short explanation of the working principle of each of those.



ASK / Amplitude Shift keying: Amplitude is changed (between discrete values) depending on symbol

•1pt for ASK and FSK
• 1pt for each explanation

FSK / Frequency Shift keying: Frequency is changed (between discrete values) depending on symbol

C) How are the orthogonal signal components used in QAM called? Give the full names.



In-phase and Quadrature-phase components.

• both names: 1pt

Figure 2.1a shows a QAM modulator as it has been introduced in the lecture. In the following tasks, you will derive the internal signals and ultimately the input data stream from the signal s(t). Figure 2.1b shows the 8-QAM scheme used for the symbol mapping and the symbol period is double the carrier wave period.




Figure 2.1: Information about the used QAM Scheme

D) Figure 2.2 shows the I component modulated signal I'(t). Derive the I component symbol amplitudes I(t).







Figure 2.2: I Component Signal

E) Figure 2.3 shows the modulated Q component signal Q'(t). Derive the Q component symbol amplitudes Q(t).






Figure 2.3: Q Component Signal

F) Here, you have been provided with I'(t) and Q'(t). Derive the binary data using the waveforms of the I and Q component symbol amplitudes in Figure 2.4 and using Figure 2.1b. Give your answer in Table 2.1.






Figure 2.4: *I*(*t*) and *Q*(*t*) Component Symbol Amplitudes

	Symbol 0	Symbol 1	Symbol 2	Symbol 3
Start	0	1 Ts	2 Ts	3 Ts
Stop	1 Ts	2 Ts	3 Ts	4 Ts
Data	111	110	001	000

1P for two correct data symbols

Table 2.1: Data which was Modulated into s(t)

#### Task 2.2: Multiplexing

A) The Walsh functions in Table 2.2 shall be used for the simultaneous data transmission of eight nodes. Complete the blank cells in Table 2.3 with the sending signal for each node.

Sender Node				Fund	ction			
0	+1	+1	+1	+1	+1	+1	+1	+1
1	+1	-1	+1	-1	+1	-1	+1	-1
2	+1	+1	-1	-1	+1	+1	-1	-1
3	+1	-1	-1	+1	+1	-1	-1	+1
4	+1	+1	+1	+1	-1	-1	-1	-1
5	+1	-1	+1	-1	-1	+1	-1	+1
6	+1	+1	-1	-1	-1	-1	+1	+1
7	+1	-1	-1	+1	-1	+1	+1	-1

Table 2.2: Walsh Functions for Nodes

Node	Data			Sig	nal to	be Se	ent		
4	"0"	-1	-1	-1	-1	1	1	1	1
5	"1"	1	-1	1	-1	-1	1	-1	1
6	"0"	-1	-1	1	1	1	1	-1	-1
others	"silent"	0	0	0	0	0	0	0	0
Signal on	Media	-1	-3	1	-1	1	3	-1	1

mistake in row, dashes instead of 0 count as mistake!

• 2P for signal on media, FF

• 1P per node row, -1P per

 2P for signal on media, FI
 Inverted signs are ok but must be consistent for

whole task!

Table 2.3: Transmission with CDMA

B) Show that Walsh function 6 is orthogonal to function 7. Also give the result of the inner product of Walsh function 7 with itself. The approach must be shown clearly.

7
_

$$n_6 \cdot n_7 = (1, 1, -1, -1, -1, -1, 1, 1) \cdot (1, -1, -1, 1, -1, 1, 1, -1) = 0$$
  

$$n_7 \cdot n_7 = (1, -1, -1, 1, -1, 1, 1, -1) \cdot (1, -1, -1, 1, -1, 1, 1, -1) = 8$$

1p each solution. It must be clear what calculation has been performed

Matr.  $\mathbb{N}_{\mathbb{C}}$ :

### Task 3: Media Access

### Task 3.1: Carrier Sense Multiple Access/Collision Detection

A bus system of several nodes are using CSMA/CD as arbitration scheme. A) Is the length of the media related to the duration of sending? Give a short explanation. Yes, the data to be send has to be long enough for the signal to travel twice the 1P for correct answer media during sending time Name two disadvantages of CSMA/CD in contrast to CSMA/CR. Explain your answers briefly. data destruction is possible: discard data after collision detection, bad channel 1P for each correct disadvantage (only with utilization: caused by waiting time/data destruction, no Real-Time capability: explanation) data destruction possible if there are more than two disadvantages, the first and second answer will be valued C) A signal called JAM signal is used in CSMA/CD. Explain the purpose of this signal and when it is used? Purpose: Make sure that all receivers recognize the collision. It is send after a 1p for collision recognition 1p for correct time collision has been detected.

Matr. No:

#### Task 3.2: CSMA/CR

A bus system of four nodes are using CSMA/CR as arbitration scheme and are connected via open collector drivers and a wired-AND connection. Each node has a five Bit identifier and the bus has to cover a maximum distance of 600m.

A) The data format uses a frame with a Start Of Frame bit (SOF) and an identifier with five bits. The identifiers can be taken from Table 3.1. Using Figure 3.1, draw the impulse diagram



Node	Identifier
A	10101
В	10001
C	10110
D	10011

Table 3.1: Identifiers of the nodes

for the arbitration of the single nodes and the signal level of the shared bus line. Which node is granted exclusive access to the bus?






Figure 3.1: Bus Access

7. /	T	N T
IV	latr.	No:

ID:

B)	Which requirements have to be fulfilled in order to guarantee a faultless function of the
	system? What are the implications for the transmission rate?

The requirement of simultaneity has to be fulfilled.

1P for Simultaneity

The signal propagation time  $t_s$  is much smaller compared to the digit length (bit time)  $t_h$ :

1P for Transmission rate formula or explanation

$$\left[t_s = \frac{l}{v}\right] << \left[t_b = \frac{1}{TR}\right].$$

Arrange the media access schemes CSMA/CR, CSMA/CD and Aloha according to their average channel utilization, start with the lowest channel utilization.

Aloha (20%), CSMA/CD (30 – 70%), CSMA/CR (up to 100%)

2P for correct order, 0pt otherwise

#### Task 3.3: **Arbitration**

A) Name one advantage of arbitration compared to static multiplexing schemes like TDMA. Justify your answer briefly.



dynamic assignment - with static multiplexing an under-utilization off the chan- 1P for dynamic assignment nel can occur.

1P for under-utilization

B) Explain the differences between centralized and decentralized arbitration schemes briefly.



Centralized: One central arbiter is responsible for the arbitration.

Decentralized (self selection): all nodes participate in the selection of the next bus master (there is a rule to select one arbiter) For decentralized alternate explanation : the bus master is not restricted to one node and keeps changing based on which


1P for one arbiter in centr scheme

1P for all nodes in decentr scheme or rule for master finding

is the last bus master

8

C) A system using polling with a central arbiter is shown in Figure 3.2. An exemplary arbitration cycle of the system is shown in Figure 3.3. Assign the correct signals of Figure 3.2 to the signals shown in the diagram (Figure 3.3). What node is sending data at which point in time? Complete the diagram (Figure 3.3) accordingly.



Matr. No:

### Task 4: Error Protection

### Task 4.1: Cyclic Redundancy Check (CRC)

A) Given is a CRC generator polynomial of  $G(x) = x^6 + x + 1$ . Does the CRC scheme based on G(x) allow a receiver to detect all burst errors of length 7? Justify your answer.

2

No. G(x) has a degree of six. Therefore, only burst errors with a length smaller +2 p. if correct. than or equal to six are guaranteed to be detected.

B) Consider a sender that is about to transmit a given message. It uses the CRC generator polynomial  $G(x) = x^5 + x^4 + x^2 + 1$  to calculate the corresponding CRC checksum, appends this checksum to the raw message, and finally transmits the bit string

2

0110 1110 0101 100.

Due to transmission errors, however, the recipient receives the bit string

0110 1101 1111 100.

Is the receiver, who is aware of G(x), able to detect this error? Justify your answer based on the error pattern and the specific error detection capabilities of G(x).

*Hint:* Do <u>not</u> perform the calculation that the receiver has to perform to detect errors!

Yes. The error pattern can be interpreted as burst error of length five. Since the generator polynomial G(x) has a degree of five, this burst error can be detected.

C) The message "1101 010" shall be protected by a CRC checksum based on the generator polynomial  $G(x) = x^5 + x^4 + x^2 + 1$ . What are the dividend and the divisor of the arithmetic calculation performed to obtain this checksum? Give them in binary form, i.e., as bit strings.

3

*Hint:* This question does not require you to perform the calculation!

1101 0100 0000 : 1101 01

+2 p. for the dividend, +1 p. for the divisor. Matr.  $N_{\mathbb{C}}$ :

D) A node receives a CRC-protected message based on the generator polynomial  $G(x) = x^2 + 1$ , performs the CRC detection scheme and obtains a remainder of "0". What can the node reliably conclude regarding the occurrence of single-bit errors? Justify your answer based on the specific error detection capabilities of G(x).

2

All single-bit errors are detectable. The node can conclude that the received bit string does not contain single-bit errors.

+2 p. for the correct answer (including the justification).

E) A sender and a receiver have agreed to exchange CRC-protected messages based on the generator polynomial  $G(x) = x^3 + x + 1$ . Perform the CRC error detection scheme that the receiver carries out for the received bit string "0011 1101 1011 00". Which guarantee does the receiver obtain from the result?




0 0 1 1	1 1 0 1	1011	0 0	:	1011
1 0	1 1				
0 1	0 0 0				
1	0 1 1				
0	0 1 1 1	1			
	1 0 1	1			
	0 1 0	0 0			
	1 0	1 1			
	0 0	1111			
		1011			
		0 1 0 0	0		
		1 0 1	1		
		0.01	1.0		

Starting from 4 p. for the correct calculation, -2 p. for erroneously adding zeros to the dividend and -2 p. for each calculation error. No points if a systematic error was made.

If no systematic error was made: +2 p. for the correct conclusion.

The receiver calculates a non-zero remainder. Therefore, it can conclude that an error has occurred during the transmission of the message.

F) Draw the simplified form of the linear feedback shift register with XOR operations implementing the CRC generator polynomial  $G(x) = x^{13} + x^7 + x^6 + x^3 + 1$ .



3 p. if everything is correct. 2 p. if there is one mistake.

You are tasked with the development of a system that adds an even parity bit to a given bit string. To do so, you shall reuse a CRC transmission hardware module with a configurable generator polynomial G(x). How do you choose G(x) to meet this requirement?

Configuring the hardware with G(x) = x + 1 results in a parity bit calculation.

+2 p. for the correct answer.

#### Task 4.2: Controller Area Network (CAN)

A) Name three error detection mechanisms incorporated into the CAN specification.

Three of (a) bit monitoring, (b) frame format, (c) CRC, (d) confirmation via the +1 p. per mechanism. acknowledgment slot, and (e) bit stuffing rule.

Consider a CAN node that is "error passive" and, due to a physical hardware defect in its internal logic, recognizes every received CAN message as erroneous. Apart from this issue, it behaves according to specification. It does not transmit any messages by itself, but is connected to a fault-free CAN network in which an infinite stream of messages is exchanged. Which error state will the node eventually end up in? Justify your answer.

The receive error count will not decrease, while the transmit error count remains +2 p. the correct answer constant. However, a node can never enter the "bus off" state due to the receive - and justification.

error count. Therefore, it will retain the "error passive" state.

Matr.  $N_0$ :

C) Consider a CAN network that consists of three CAN nodes. One of these nodes, in the following referred to as the sender, transmits a data frame that is received by the remaining two nodes (see Figure 4.2). During the transmission of exactly one data field bit, a receiver experiences a temporary fault and interferes with the transmission by outputing a dominant bit (visualized by the "½" symbol). The receiver itself does not detect its own error and, starting from the next bit, continues to behave according to the specification. Complete the empty columns in Figure 4.2 with the signal values that the three CAN nodes transmit in response to this event and determine the resulting bus level for all columns.

*Hints:* The general form of a CAN error frame is visualized in Figure 4.1. One column in Figure 4.2 corresponds to one bit duration. All other nodes are fault-free for the entire time.




Figure 4.1: Error frame of the CAN protocol

- +1 p. for the correct error flag by the sender (including the following six bits).
- +2 p. for the correct error flags by both receivers (including the preceding recessive bits).
- +1 p. for the correct error delimiter, intermission sequences by all nodes.
- +1 p. for the determination of the correct bus level.




Figure 4.2: Signal sequence diagram of the CAN bus

### Task 5: Protocols

#### Task 5.1: FireWire Arbitration

The FireWire network shown in Figure 5.1 is given.




Figure 5.1: FireWire network

A normal FireWire bus cycle should be considered. For simplification, several assumptions should be taken into account:

- A list of nodes wanting to send is given.
- All nodes start requesting the bus at the same time.
- Processing of arbitration requests are done in zero time. There are no delays for propagation of the arbitration decision.
- If a node receives multiple bus requests, it will always forward the request that it receives from the port with the lowest number.
- A) The nodes in Figure 5.1 are named using letters from A to N. Which node is the root of the FireWire network?

root is node G 2pt for correct root

B) The following nodes in Figure 5.1 request access to the bus: **B, D, G, H, I, L, M**. Determine the order in which the nodes will be granted access to the bus.

4

access order = G, L, H, M, I, D, B or access order = G, L, B, H, M, I, D

4pt for correct order

remove connections between node G and H, insert connection between node L and M.	2pt for correct answer	er
D) What happens if two nodes send parent requests to the same node and at th during the tree identification process? Does this influence which node becomed? Justify your answer.		2
A random waiting time for the two participants is added by the nodes. After the waiting time a new notification message is transmitted. The participant that needs to wait for a longer time becomes root, so this can influence the root node assignment.	1pt for correct explain waiting time 1pt correct answer for node influence	
	<u>*</u>	
E) If the root sends continuously, it would always grant access to the bus. How do preserve fairness? Explain your answer for multiple sending nodes and for sending.	_	
<b>multiple nodes sending:</b> Every node is only allowed to acquire the bus once in a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access	2pt for multiple nod explanation 2pt for root explanat	
a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access.  root only: If there was no access to the bus for a certain amount of time, all nodes	explanation	
a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access.	explanation	
a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access.  root only: If there was no access to the bus for a certain amount of time, all nodes	explanation	
a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access.  root only: If there was no access to the bus for a certain amount of time, all nodes	explanation	
a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access.  root only: If there was no access to the bus for a certain amount of time, all nodes	explanation	
a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access.  root only: If there was no access to the bus for a certain amount of time, all nodes	explanation	
a cycle. Therefore every node has an arbitration enable bit, that is cleared after a successful access.  root only: If there was no access to the bus for a certain amount of time, all nodes	explanation	

ID:


Matr. №:

Matr. Ne:

#### Task 5.2: FireWire Structures

A) Different FireWire structures were built during a student laboratory. During the test phase you notice that not all of them are working correctly. State if the FireWire systems shown below are working correctly. If the systems are correct mark the roots. If the FireWire system is not working correctly, give a reason for this.





1pt per system with reason for wrong cases.

#### Task 5.3: Serial Peripheral Interface Bus (SPI)

The Serial Peripheral Interface bus (SPI) is a synchronous serial communication bus specification used for short distance communication.

The SPI bus specifies the following logic signals:

- SCLK: Serial Clock (output from master).
- MOSI: Master Output Slave Input (data output from master).
- MISO: Master Input Slave Output (data output from slave).
- **SS**: Slave Select (active low, output from master).

Consider the following protocol options and hints:

device.

- The master selects each slave device with a logic level 0 on the individual select line.
- No waiting period is required between slave select and first clock cycle.
- Slave devices have tri-state outputs so their MISO signal becomes high impedance when the device is not selected.
- During each SPI clock cycle, a full duplex data transmission occurs between master and each slave device.

A) Name one advantage and one disadvantage of using slave select signals for accessing a

Advantage: no protocol overhead for transmitting an address.	1pt for advantage
	1pt for disadvantage
Disadvantage: additional pins need for master and slave devices.	

B) Draw the timing diagram for the case that the following data byte (given in binary notation) should be transmitted to a single slave:  $11000101_b$ . As part of the transmission, the slave sends back the data byte:  $01100110_b$ .

6

Assume the data is captured on the rising edge of the clock and all slaves are unselected at the beginning. Use Figure 5.2.

2pt for correct MOSI signal 2pt for correct MISO signal 2pt for correct MISO signal




Figure 5.2: SPI full-duplex operation timing diagram

C) Figure 5.3 shows an SPI read operation from a single slave. Add an appropriate SS signal to the diagram and write down the data the master **reads** from the slave in binary notation. Assume the data is captured on the rising edge of the clock and all slaves are unselected at the beginning.






Figure 5.3: SPI read operation timing diagram

# Task 6: Routing

**30** 

# Task 6.1: Router and Switching

A)	The switch matrix of a router can be implemented using full or reduced crossbars. Describe how both differ in terms of hardware resources and routing capabilities.	2
	duced crossbar limits concurrent connections, no limitations on full crossbars  1pt for connective connections are duced crossbar.  1pt for hardware overhead is smaller for reduced crossbar.	
B)	When using <i>circuit switching</i> , packets are divided into flits. Name the three different types of flits and explain the role of each within a circuit-switched connection.	4
	pead flit reserves link between sender and receiver  1pt for all 3 fli 1pt for each de	
bo	ody flit carries data of the packet	
tai	il flit releases the path	
C)	Compare packet switching and circuit switching. Give two advantages for each method.	4
pa	<b>acket switching</b> less communication paths, flexible, scalable, multiplexing possible, good for sporadic transfers	age
ciı	rcuit switching guaranteed throughput, no buffering, no logic interference, good for streaming data, fast, simple routers, high throughput, real-time capable	

#### Task 6.2: Routing

A) Name three optimization goals for a routing algorithm.

3

minimize communication path or time	1 pt each
evenly distribute load over the network	
prevent deadlocks	
minimize contention	
minimize congestion	
minimal latencies	
short routing path	

B) Explain the difference between source routing and distributed routing. Additionally, give one advantage of each strategy.



Source routing: route is determined by the sending node
+ optimal routings possible / low complexity for routers

Distributed routing: routing decision is done in routers

- dynamic routing in possible / constant protocol every head (better coalchility)

+ dynamic routing is possible / constant protocol overhead (better scalability)




Figure 6.1: A network topology

C) Figure 6.1 shows a network topology with equal weights  $w_n$  on every link. Give the number of hops of the route from node A to E using minimal routing. Additionally, describe how the number of hops can change for the same pair if weights are differing and non-minimal routing is used.



Hops with minimal routing: 3
If weights are differing, the route using node D could become the optimal route with 4 hops.

2pt for 3 hops,
2pt for explanation (node D + 4 hops)




Figure 6.2: Given network topology

D) Figure 6.2 represents a network for which an optimal routing has to be found. The weights represent an abstract metric for traffic present at each connection. With node **E** as the starting point, calculate the paths with the lowest total traffic in the network by using Dijkstra's algorithm. For that write down the order in which nodes are visited in each bracket under the current step and fill out the given tables that encompass the shortest paths after each visitation of a node.

	step 0		ste	step 1 step 2		step 2		ep 3	ste	ep 4	ste	ep 5
node		E		E		D		В		C		A
vertex	dist.	pred.	dist.	pred.	dist.	pred.	dist.	pred.	dist.	pred.	dist.	pred.
A	$\infty$	-	$\infty$	-	∞	7-	7	В	6	С	6	С
В	∞	-	4	E	3	D	3	D	3	D	3	D
С	∞	-	$\infty$		5	D	5	D	5	D	5	D
D	∞	-	1	Е	1	Е	1	Е	1	Е	1	Е
Е	0	E	0	Е	0	E	0	E	0	E	0	E

Table 6.1: Dijkstra's algorithm

2 Points steps 1 to 4 1 Point for step 5 and nodes

# **Task 7: Network Topologies**

29

#### Task 7.1: General Questions

A) Define edge connectivity of network. What is the edge connectivity of a 4x4x4 Torus Network?

2

Minimum number of edges cut to disconnect a node

+1 for each answer

6

B) Compute the Edge Connectivity and Diameter for 4x4 Torus, 5 node Star, 5 node Ring and 3x2x4 Mesh topologies. All links here are bidirectional. Use the table below.



Topology	Edge Connectivity	Diameter		
4x4 Mesh	2	6		
5 Node Star	1	2		
5 Node Ring	2	2		
3x2x4 Mesh	3	6		

+1 for each correct answer. For the first topology, since 4x4 Torus is mentioned in the question, the answer to the Torus topology instead of the 4x4 Mesh is also allowed. The 4x4 Torus answer is 4,4

Table 7.1: Topologies and Metrics

### Task 7.2: Congestion Aware Routing


A system was designed which comprised of 23 Processing Tiles and 2 Memory Tiles. The total of 25 Tiles were interconnected using a NoC and the topology used was a 5x5 mesh. Packet switching was used and XY routing was implemented in the routers.


A) Find the path of packets from the source (x,y) = (1,2) to the destination (x,y) = (3,1). In your answer please name all traversed nodes (i.e. their coordinates) in the correct sequence.

2

$$(1,2) \rightarrow (2,2) \rightarrow (3,2) \rightarrow (3,1)$$

2pts: +1 pt for each intermediate node








Figure 7.2: 5x5 Mesh network

- B) Memory tiles are present at (x,y) = (1,3) and (x,y) = (2,2). Overtime, high traffic around those nodes led to congestion on the links connected to the memory tiles. The congested links are illustrated in Figure 7.2. To solve this issue, XY routing at each router was replaced with a custom adaptive routing algorithm which followed the rules provided below.
- Rule1 Try to first route the packet in the X direction towards the destination. Then the Y direction towards the destination. If the chosen link is congested, go to Rule 2
- Rule2 Choose among the remaining directions in the decreasing order of priority -y,-x,+y,+x. Use Figure 7.1 as a guide. If link chosen does not exist or is congested, do not select this link and repeat Rule 2
- What is the path a packet takes from the source (x,y) = (0,3) to the destination (x,y) = (2,1). In your answer please name all traversed nodes (i.e. their coordinates) in the correct sequence. Mention which of the above mentioned rules you used to go to the next node.

(0,3) $(R2) -> (0,2)$ $(R1) -> (1,2)(R2) -> (1,1)$ $(R1) -> (2,1)$	3pts : +1 pt per
	intermediate step (start and
	end point are optional and
	don't give extra points)
	4pts: : +1 pt for each correct
	rule as shown

C) Find the path of packets from the source (x,y) = (0,2) to the destination (x,y) = (2,3). In your answer please name all traversed nodes (i.e. their coordinates) in the correct sequence. Mention which of the above mentioned rules you used to go to the next node. Does the packet reach the destination? What do you notice?

 $(0,2)(R1) \rightarrow (1,2)(R2) \rightarrow (1,1)(R1) \rightarrow (2,1)(R2) \rightarrow (2,0)(R1) \rightarrow (2,1)(R2)...$ No, there is a livelock  $\begin{array}{c} \text{4pts}: +1 \text{ pt for each} \\ \text{intermediate node} \\ \text{5pts}: +1 \text{ pt for mentioning} \\ \text{correct rule} \\ \text{1pt}: +1 \text{ for mentioning} \\ \text{livelock or loop} \end{array}$ 

7

**10**